



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/563,854	06/09/2006	Euijoon Yoon	504478.24	3828
27128	7590	06/09/2010		
HUSCH BLACKWELL SANDERS LLP			EXAMINER	
190 Carondelet Plaza			MALDONADO, JULIO J	
Suite 600				
ST. LOUIS, MO 63105			ART UNIT	PAPER NUMBER
			2823	
			NOTIFICATION DATE	DELIVERY MODE
			06/09/2010	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

pto-sl@huschblackwell.com

Office Action Summary	Application No. 10/563,854	Applicant(s) YOON ET AL.
	Examiner JULIO J. MALDONADO	Art Unit 2823

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 08 March 2010.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1,3 and 5-15 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1,3,5-12,14 and 15 is/are rejected.
 7) Claim(s) 12 is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date _____

4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date _____
 5) Notice of Informal Patent Application
 6) Other: _____

DETAILED ACTION

1. The cancellation of claims 2, 4 and 15-19 as set forth in the reply filed on 03/03/2010 is acknowledged.
2. Claims 1, 3 and 5-15 are pending in the application.

Continued Examination Under 37 CFR 1.114

3. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 03/08/2010 has been entered.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.
5. Claims 1, 3, 5, 6, 8-12 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chua et al. (U.S. 6,455,340 B1, hereinafter Chua) in view of Kelly et al. (U.S. 6,740,604 B2, hereinafter Kelly) and Ogawa et al. (U.S. 6,750,158 B2, hereinafter Ogawa).

In reference to claims 1, 5 and 6, Chua (Figs.1-3) discloses a method of forming a nitride semiconductor layer including the steps of growing a second nitride (106) semiconductor epitaxial layer on a first nitride semiconductor epitaxial layer (102, 104), wherein said second nitride semiconductor layer is made of InGaN (Chua, column 5, lines 8 – 13) and said first nitride (102, 104) semiconductor layer is made of GaN (Chua column 4, lines 39 – 51); a second step of growing a third nitride (114) made of GaN on the second nitride semiconductor epitaxial layer (106) (Chua, column 5, lines 21 – 31); a third step of releasing nitrogen from the second nitride semiconductor epitaxial layer (104) using an excimer laser procedure (Chua, column 6, lines 14 – 23), wherein laser procedures introduces a thermoelastic stress due to the rapid heating and cooling during the said procedure (Chua, column 2, lines 56 – 65) and a fourth step of growing a fourth nitride (116) semiconductor epitaxial layer on the third nitride semiconductor epitaxial layer (Chua, column 5, lines 32 - 36).

Chua fails to disclose a deposition temperature for said third nitride semiconductor layer. However, Chua encompasses forming GaN layers at temperatures, for example, from 500°C to 600°C and from 1000°C to 1200°C (Chua, column 4, lines 52 – 65) and furthermore, wherein laser procedures introduces a thermoelastic stress due to the rapid heating and cooling during the said procedure (Chua, column 2, lines 56 – 65).

Therefore, one of ordinary skill in the art at the time the invention was made would have used the available teachings contained in Chua to deposit the GaN layer at one of the recited deposition temperature ranges.

Chua fails to expressly disclose releasing said nitrogen from said InGaN layer at a temperature greater than the deposition temperature of said GaN.

However, Kelly discloses a method of forming nitride semiconductor layers including forming III-nitride semiconductor layers and performing a decomposition process on a III-nitride semiconductor layer, wherein said III-nitride layers are decomposed at temperatures between 600°C to 1800°C (Kelly, column 8, lines 8 – 58).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of Chua and Kelly to enable releasing the nitrogen from the InGaN layer of Chua according to the teachings of Kelly because one of ordinary skill in the art would have been motivated to look to analogous art teaching alternative suitable or useful methods of releasing the nitrogen in the InGaN layer of Chua and art recognized suitability for an intended purpose has been recognized to be motivation to combine.

MPEP 2144.07.

The combination of Chua and Kelly fails to expressly disclose wherein the heating of the first nitride semiconductor layer collectively increases the temperature of the first, second and third nitride semiconductor layer to said third temperature.

However, the recited limitation is seen as a heating step on the first nitride layer at a third temperature, and said heating inherently increases the temperature of the other layers. Therefore, the combination Chua and Kelly inherently discloses the recited limitations.

The combination of Chua and Kelly fails to expressly disclose wherein the first nitride semiconductor epitaxial layer and the third nitride semiconductor epitaxial layer

retain their respective nitrogen when the second nitride semiconductor epitaxial layer reaches the third temperature and wherein each of the first nitride semiconductor epitaxial layer and the third nitride semiconductor epitaxial layer is made of a material whose equilibrium vapor pressure of nitrogen is lower than that of the second nitride semiconductor epitaxial layer and wherein the releasing nitrogen of the third step is made using the difference in the equilibrium vapor pressures of nitrogen at the third temperature.

However, the combination of Chua and Kelly discloses using the same materials at overlapping temperatures to obtain the same purpose, which is the decomposition of the second nitride layer (Chua, column 5, lines 8 – 31 and Kelly, column 3, line 31 – column 4, line 48 and column 8, lines 43 – 58). Furthermore, the combination of Chua and Kelly discloses using the same material and performing the separation by adjusting a heat source such that it decompose the second nitride layer (Chua, column 6, lines 14 - 40), such that the decomposition heat is concentrated on said nitride (Kelly, column 8, lines 43 - 58).

Accordingly Chua and Kelly inherently disclose the recited limitation.

Still the combination of Chua and Kelly fails to disclose forming said fourth nitride semiconductor epitaxial layer before separating a first part which includes the first nitride semiconductor epitaxial layer from a second part which includes the third nitride semiconductor layer.

However, Ogawa (Figs.2A-2E) discloses a method of forming an epitaxial semiconductor layer including the steps of providing a substrate (11); forming a first

nitride semiconductor layer (buffer layer not shown); forming a second nitride semiconductor layer (22) over said first nitride semiconductor layer; forming a second nitride semiconductor layer (23) over said second nitride semiconductor layer (22); releasing nitrogen from the second nitride semiconductor epitaxial layer (22); after releasing nitrogen from the second semiconductor layer, forming a fourth nitride semiconductor layer (24) over said third nitride semiconductor layer (23); and after forming said fourth nitride semiconductor layer (24), separating a first part that includes the substrate (22) and a second part that includes the third nitride semiconductor layer (23) (Ogawa, column 6, line 18 – column 8, line 10).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Chua and Kelly with Ogawa to enable performing the nitrogen releasing step and the separation step of the combination of Chua and Kelly at the manufacturing stages disclosed in Ogawa for the further advantage of reducing cracks in the epitaxial layers of the semiconductor device of Chua and Kelly (Ogawa, column 5, lines 59 – 65).

In reference to claim 3, the combined teachings of Chua, Kelly and Ogawa discloses wherein the second nitride semiconductor epitaxial layer is converted into a metal layer in the third step (Chua, column 6, lines 24 – 29).

In reference claim 8, the combination of Chua, Kelly and Ogawa discloses wherein the GaN layer is deposited at a temperature of, for example between 500°C and 600°C (Chua, column 4, lines 52 – 65).

Still, the combination of Chua and Kelly fails to disclose depositing said GaN at a temperature in the range of 300°C to 800°C. However, in the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a *prima facie* case of obviousness exists. MPEP 2144.05. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the temperature range disclosed in Chua, Kelly and Ogawa to arrive at the claimed invention.

In reference to claim 9, the combination of Chua, Kelly and Ogawa discloses wherein the GaN layer has a thickness in the range from about 0.1 nm and about 20 nm.

Still, the combination of Chua, Kelly and Ogawa fails to disclose wherein said GaN has a thickness from about 1 nm and 100 nm. However, in the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a *prima facie* case of obviousness exists. MPEP 2144.05. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the thickness range disclosed in Chua, Kelly and Ogawa to arrive at the claimed invention.

In reference to claim 10, the combination of Chua, Kelly and Ogawa discloses wherein III-nitride semiconductor layers are decomposed at temperatures between 600°C and 1800°C (Kelly, column 8, lines 16 – 42).

Still, the combination of Chua, Kelly and Ogawa fails to disclose wherein said InGaN is decomposed at a temperature of 900°C or higher. However, in the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a *prima facie* case of obviousness exists. MPEP 2144.05. Therefore, it would have been

obvious to one of ordinary skill in the art at the time the invention was made to use the temperature range disclosed in Chua, Kelly and Ogawa to arrive at the recited limitation.

In reference to claim 11, the combination of Chua, Kelly and Ogawa discloses wherein the first nitride semiconductor epitaxial layer is grown on a substrate (Chua, column 4, lines 30 – 34).

In reference to claim 12, the combination of Chua, Kelly and Ogawa discloses wherein the first nitride layer is a GaN buffer layer and a second GaN grown on said buffer layer (Chua, column 4, lines 30 – 51).

In reference to claim 14, the combination of Chua, Kelly and Ogawa discloses a step of separating the first nitride semiconductor epitaxial layer from the other part including the third nitride semiconductor epitaxial layer (Chua, column 6, lines 30 – 52).

6. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chua ('340) in view of Kelly ('604) and Ogawa ('158) as applied to claims 1, 3, 5, 6, 8-12 and 14 above, and further in view of Flynn et al. (U.S. 6,447,604 B1, hereinafter Flynn).

The combination of Chua, Kelly and Ogawa substantially discloses all aspects of the invention but fail to disclose wherein the InGaN is deposited at a temperature in the range to 300°C to 800°C.

However, Flynn in teaches a method of forming III-nitride semiconductor layers including the step of depositing InGaN layers at a temperature between about 500°C to about 1000°C (Flynn, column 7, lines 20 – 33).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of Chua, Kelly and Ogawa with Flynn to enable the disclosed deposition step of Chua, Kelly and Ogawa to be performed according to the teachings of Flynn because one of ordinary skill in the art would have been motivated to look to analogous art teaching alternative suitable or useful methods of performing the disclosed deposition step of Chua, Kelly and Ogawa and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

In the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a *prima facie* case of obviousness exists. MPEP 2144.05. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the temperature range disclosed in the combination of Chua, Kelly, Ogawa and Flynn to arrive at the claimed invention.

Allowable Subject Matter

7. Claim 13 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. The following is a statement of reasons for the indication of allowable subject matter: the prior art of record fails to disclose a step of patterning the third nitride semiconductor epitaxial layer, prior to the third step, as disclosed in claim 13.

Response to Arguments

9. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JULIO J. MALDONADO whose telephone number is (571)272-1864. The examiner can normally be reached on Mon-Fri, 8:00 A.M.-4:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571)-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Julio J. Maldonado

Application/Control Number: 10/563,854
Art Unit: 2823

Page 11

Primary Examiner
Art Unit 2823

/Julio J. Maldonado/
Primary Examiner, Art Unit 2823